1 |
Register model(class uvm_reg_block) — an object instantiated between sequences or scoreboards and agents that abstracts certain details of the control and status registers in the DUT, thus permitting sequences or s [..]
|
<< Connect phase | A.C.A >> |