1 |
parasitic extraction toolsSoftware tools that translate IC layout data into networks of electrical circuit elements (transistors, resistors and capacitors) and parasitic elements (interconnect capacitance and resistance). These tools are used to model the timing, power, and signal behavior of an IC design. Also included in this category are network reduction tools and delay [..]
|
<< net delay | printed wiring board >> |